

Dynamic Reconfiguration of Analog VLSI System: A Review

Ujwal S. Ghate¹, Dr. Ajay Anil Gurjar²

¹(Electronics & Telecommunication Engineering, Sipna Coet Amravati, Maharashtra, India)

²(Electronics & Telecommunication Engineering, Sipna Coet Amravati, Maharashtra, India)

Corresponding Author: Ujwal S. Ghate

Abstract: Dynamic reconfigurable system came in to limelight in the current generation of VLSI design. Till now area, performance, cost and power are the priorities of design engineers overlooking the Multifunctionality of a single system design. Many researchers are focused on digital VLSI system as compared to the analog VLSI system, it is because of digital system is highly atomized and number of testing hardware and software platforms are available Also very few parameter are sensitive to input as compare to the analog system design. In this paper general concept of dynamic reconfiguration for various analog system design and application is illustrate

Keywords-Analog, Digital, Reconfigurable FPGA, FPAA, VLSI.

Date of Submission: 15-03-2018


Date of acceptance: 30-03-2018

I. Introduction

As VLSI system solutions dominate the area of research in digital circuits but analog integrated circuits are also important in modern electronic systems. Analog circuits and systems also plays a very crucial role in interfacing digital system in many real world application such as analog signal processing and conditioning, industrial process and motion control, monitoring and control, wireless communications, biomedical measurements etc. The application where compactness and low power consumption is required, analog circuitry is a solution. The process of design, fabrication, and testing of analog module and circuit chip needs an experts, good practice, costly, and is time consuming.

Now a day's Dynamic reconfigurable digital and analog systems are a key component in the dedicated, embedded computing and communication systems. The dynamic reconfiguration method provides the adaptability to a computation required at any given instant of time. This higher adaptability is useful in the systems of high processing requirements, and system should be adaptable, centrally controlled and reconfigured, such as smart TV set-top boxes.

But as it is observed when analog and Digital circuit are combined at one platform and reconfigure according to the system requirement there are many problems arises due the flow of analog and digital system is different and analog system is more sensitive to parameter variations as compare to digital systems. Figure no. 1 depicts typical flow of digital and analog system.



II. Analog System Reconfiguration Systems & Types

Kush Gulati (2001) described the low-power CMOS reconfigurable analog-to-digital converter that can digitize signals over a wide range of bandwidth and resolution with adaptive power consumption. The converter achieves the wide operating range by reconfiguring its architecture between pipeline and delta-sigma modes, varying its circuit parameters, such as size of capacitors, length of pipeline, and oversampling ratio, among others and varying the bias currents of the opamp in proportion to the converter sampling frequency, accomplished through the use of a phase-locked loop (PLL). An author proposes the idea of a single converter that can morph itself into different topologies to cover the desired continuum of resolution and bandwidth space with minimum power at each performance level. The proposed converter is designed to provide a significantly larger reconfigurability space [1].

Rapid prototyping of analog systems is not completely analogous to its digital counterpart. Developing robust, programmable analog circuits presents a number of challenges not found in the digital world. In particular, the noise sensitivity (and effects of the switch network on the results of the computation) and the design space to which programmable devices are applicable are more critical factors in designing Field Programmable Analog Arrays (FPAAs). Systems implemented on these FPAAs are demonstrated to be programmable over a wide range of frequencies, Q-peaks, bandwidths, and/or time constants. With orders of magnitude power consumption savings over traditional digital approaches, this reconfigurable analog technology offers an attractive alternative for implementing advanced signal processing systems in low-power embedded systems. Currently available commercial and academic FPAAs are typically based on operational amplifiers [4].

Daihong Fu, Kenneth C (1998) describe the digital background calibration is of potential interest to reduce the effects of mismatch in time interleaved analog to digital converters. Since the calibration is done in the digital domain here, the overhead required in terms of area and power dissipation to implement monolithic background calibration is expected to scale dramatically in scaled technologies [9].

A dynamically reconfigurable mixed-signal circuit using the new technology of Field Programmable Analog Arrays (FPAA) combined with existing well established technology of Field Programmable Gate Arrays (FPGA). A FPAA can be used to build filters for analog signals as well as other kinds of analog applications implemented in switched capacitor technology (S/C-technology). The experiment described in this paper takes advantage of performance and programmability of the FPAA for filtering of an analog signal controlled by a digital system. Investigations of such hardware in application to adaptive signal filtering and process control are in progress. The paper will present results of work on adaptive filtering with dynamic reconfiguration based on 2 parallel FPAA chips cooperating with a digital control system. Theoretical studies and measurements of transition behavior of the switching process between the 2 FPAA chips and analysis of limitations imposed by hardware imperfections will be presented [12].

Ramesh K. Pokharel (2009) employed a switching transistor concept between two inductors for dual-band operation of the oscillator and the switching operation is controlled by a digital signal. Furthermore, operation of the capacitor banks is fully controlled by 10 bits digital signals so that the oscillator becomes fully digitally controlled. As proposed system consume very high power and for future generation multi standard wireless transreceivers, is therefore necessary to implement and integrated with the complete system with digitally assisted approaches [14].

Tuning tank used to realize a frequency range between 3.25 GHz and 4.25 GHz bands is a binary weighted capacitor tank which is controlled by the 10-bit coarse tuning data [18].

III. Conclusion

Lots Of Analog System Architecture Has Been Proposed By The Authors Which Uses Different Methods Like Pipeline, Delta Sigma, Adjustable Bias Current, R/2r, Ladder, Analog Switch Array, Digitally Tunable Capacitor Array. By These Methods The Single Circuit Is Reconfigured For Different Modes Of Example Filter Of Two Frequencies, ADC With Different Configuration, Multistage Power Amplifier, VCO Etc. But As VLSI World Move Fast So There Is Be Develop A Technology Where Single Analog Chip Which Can Dynamically Reconfigured For Different Circuits Like Digital Chip. The Chip Can Perform A Multifunction With Single Chip With All Analog Parameter Considering By Using Simple Reconfiguring The Switches.

References

- [1] Kush Gulati, and Hae-Seung Lee "A Low-Power Reconfigurable Analog-to-Digital Converter", IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 12, DECEMBER 2001
- [2] Kwang S. Yoon "A CMOS Digitally Programmable Slew-Rate Operational Amplifier" IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-11: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 42, NO. 11. NOVEMBER 1995

- [3] Craig R. Schlottmann, Samuel Shaper, Stephen Nease, and Paul Hasler, "A Digitally Enhanced Dynamically Reconfigurable Analog Platform for Low Power Signal Processing" IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 47, NO. 9, SEPTEMBER 2012
- [4] Tyson S. Hall, Christopher M. Twigg, Jordan D. Gray, Paul Hasler, and David V. Anderson, "Large-Scale Field-Programmable Analog Arrays for Analog Signal Processing" IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS, VOL. 52, NO. 11, NOVEMBER 2005
- [5] Dongmin Park, and SeongHwan Cho "Design Techniques for a Low-Voltage VCO With Wide Tuning Range and Low Sensitivity to Environmental Variations". IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 57, NO. 4, APRIL 2009
- [6] Gyan Prakash Pal, Rajesh Mehra Sadhana Pal "Performance Analysis of Constant Current Source for Different Aspect Ratio" 2015 IEEE International Conference on Computational Intelligence & Communication Technology.
- [7] T. S. Hall, C. M. Twigg, J. D. Gray, P. Hasler, and D. V. Anderson, "Large-scale field-programmable analog arrays for analog signal processing," in Proc. IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 11, pp. 2298–2307, Nov. 2005.
- [8] J. Becker, F. Henrici, S. Trendelenburg, M. Ortmanns, and Y. Manoli, "A field-programmable analog array of 55 digitally tunable OTAs in a hexagonal lattice," IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 2759–2768, Dec. 2008.
- [9] Daihong Fu, Kenneth C. Dyer, Stephen H. Lewis, and Paul J. Hurst, "A Digital Background Calibration Technique for Time-Interleaved Analog-to-Digital Converters" IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 12, DECEMBER 1998
- [10] M. Mar, B. Sullam, and E. Blom, "An architecture for a configurable mixed-signal device," IEEE J. Solid-State Circuits, vol. 38, no. 3, pp. 565–568, Mar. 2003.
- [11] Munir A. AL-Absi, Alaa Hussein, Muhammad Taher Abuelma'atti "A Low Voltage and Low Power Current-mode Field Programmable Analog Computational Unit" 2014 Middle East Conference on Biomedical Engineering (MECBME) February 17-20, 2014, Hilton Hotel, Doha, Qatar ©2014 IEEE PP 51-54
- [12] Kwang S. Yoon "A CMOS Digitally Programmable Slew-Rate Operational Amplifier" IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-11: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 42, NO. 11, NOVEMBER 1995
- [13] D. J. Allstot, R. W. Brodersen, and P. R. Gray, "mos switched capacitor ladder filters," IEEE J. Solid-State Circuits, vol. sc-13, no. 6, pp. 806–814, Dec. 1978.
- [14] Ramesh K. Pokharel , Kenta Uchida , Abishek Tomar, Haruichi Kanaya , Keiji Yoshida "10 Bit 2/5GHz Dual Band Digitally-Controlled LC-Oscillator in 0.18 um CMOS Process" 978-1-4244-2802-1/09/\$25.00 ©2009 IEEE PP 2284-2287
- [15] M. Yotsuyanagi, T. Etoh, and K. Hirata, "A 10-b 50-MHz pipelined CMOS A/D converter with S/H," IEEE J. Solid-State Circuits, vol. 28, pp. 292–300, Mar. 1993.
- [16] A. Petraglia and S. K. Mitra, "High-speed A/D conversion incorporating a QMF bank," IEEE Trans. Instrum. Meas., vol. 41, pp. 427–431, June 1992.
- [17] K. Dyer, D. Fu, S. Lewis, and P. Hurst, "An analog background calibration technique for time-interleaved ADC's," IEEE J. Solid-State Circuits, this issue, pp. 1912–1919.
- [18] Tindaro Pittorino', Yangjian Chen, Volker Neubauer, Ulrich Vollenbruch, Thomas Mayer' and Linus Maurer "A First Dual-Mode RF Fully Digitally Controlled Oscillator in 0.13µm CMOS" Proceedings of the 36th European Microwave Conference September 2006, Manchester UK
- [19] S. S. Rajput* and S. S. Jamuar "A high performance current mirror for low voltage designs" 2000 00 IEEE. PP 170-173
- [20] Miguel Figueroa, David Hsu, and Chris Diorio "A Mixed-Signal Approach to High-Performance Low-Power Linear Filters" IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 5, MAY 2001
- [21] Prakash Kumar Rout, Debiprasad Priyabrata Acharya, and Ganapati Panda" A Multiobjective Optimization Based Fast and Robust Design Methodology for Low Power and Low Phase Noise Current Starved VCO" IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, VOL. 27, NO. 1, FEBRUARY 2014
- [22] Gyan Prakash Pal, Rajesh Mehra Sadhana Pal "Performance Analysis of Constant Current Source for Different Aspect Ratio" 2015 IEEE International Conference on Computational Intelligence & Communication Technology.
- [23] B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill, Inc., 2001
- [24] R.J. Baker, H.W. Li and D.E. Boyce, CMOS Circuit Design, Layout, and Simulation, IEEE Press, 1998.
- [25] Mohd. Samar Ansari and M. Z. Khan. Digitally programmable firstorder current mode continuous-time filters. In 2nd International Conference on Power, Control and Embedded Systems (ICPCES), pages 1-6. IEEE, 2012.

IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) is UGC approved Journal with SI. No. 4198, Journal no. 45125.

Ujwal S. Ghate "Dynamic Reconfiguration of Analog VLSI System: A Review" IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) 13.2 (2018): 70-72.